

FIG.1




FIG. 2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.13

COMBINATION-SPECIFIC	
port_active	MAX.JITTER
1 0 0 0	0
1 0 0 1	2
1 0 1 0	6
1 0 1 1	6
1 1 0 0	3
1 1 0 1	3
1 1 1 0	9
1 1 1 1	9

→ PORT_4(g218)

→ PORT_3(g217)

→ PORT_2(g216)

→ PORT_1(g215)

{ 1: ACTIVE PORT
0: NON-ACTIVE PORT

FIG.14




FIG.15




FIG.16




FIG.17




FIG.18

	PORT_1 (g305)	PORT_2 (g306)	PORT_3 (g307)	PORT_4 (g308)
PORT_1 (g305)				
PORT_2 (g306)	3			
PORT_3 (g307)	6	9		
PORT_4 (g308)	2	5	8	

FIG.19

	PORT_1 (g305)	PORT_2 (g306)	PORT_3 (g307)	PORT_4 (g308)
PORT_1 (g305)	1			
PORT_2 (g306)	3	7		
PORT_3 (g307)	6	9	10	
PORT_4 (g308)	2	5	8	4

FIG.20




FIG.21




FIG.22

	PORT_1 (g325)	PORT_2 (g326)	PORT_3 (g327)	PORT_4 (g328)	PORT_5 (g329)
PORT_1 (g325)	1				
PORT_2 (g326)	3	7			
PORT_3 (g327)	6	9	10		
PORT_4 (g328)	11	5	8	4	
PORT_5 (g329)	2	6	8	3	4

FIG.23




FIG.24

	PORT_1 (g405)	PORT_2 (g406)	PORT_3 (g407)	PORT_4 (g408)
PORT_1 (g405)				
PORT_2 (g406)	3			
PORT_3 (g407)	6	9		
PORT_4 (g408)	2	5	8	

FIG.25




FIG.26

	PORT_1 (g415)	PORT_2 (g416)	PORT_3 (g417)	PORT_4 (g418)
PORT_1 (g415)				
PORT_2 (g416)	3			
PORT_3 (g417)	6	9		
PORT_4 (g418)	2	5	8	

FIG.27




FIG.28




FIG.29




FIG. 30




FIG.31





FIG.32



CONTENTS

ADDRESS	0	1	2	3	4	5	6	7
0000	Physical_ID							
0001	RHB	IBR	Gap_count					
0010	Extended(7)			Total_ports				
0011	Max_speed			Delay				
0100	LCtrl	Contender	Jitter		Pwr_class			
0101	Watchdog	ISBR	Loop	Pwr_fail	Timeout	Port_event	Enab_accel	Enab_multi
0110								
0111	Page_select			Port_select				
1000	Register0(page_select)							
1001								
1010								
1011								
1111	Register7(page_select)							

FIG.34




FIG. 35

ADDRESS	0	1	2	3	4	5	6	7
1000	4F							
1001	50							
1010	OP i.LINK version							
1011	Delay OP-DS		Jitter OP-DS		Pinging			
1100	Delay DS-DS		Jitter DS-DS					
1101	T0	T1	T2	T3	T4	T5	T6	T7
1110	T8	T9	T10	T11	T12	T13	T14	T15
1111	Ping timer							

FIG.36

10	Phy_ID	0	L	Gap_count	sp	rsv	c	pwr	p0	p1	p2	i	m
Logical inverse of first quadlet													

SELF ID PACKET #0

10	Phy_ID	1	n(0)	nsv	p3	p4	p5	p6	p7	p8	p9	P1-	r	m
Logical inverse of first quadlet														

SELF ID PACKET #1

10	Phy_ID	1	n(1)	nsv	p11	p12	p13	p14	p15	reserved
Logical inverse of first quadlet										

SELF ID PACKET #2

FIG.37

TRANSMISSION DELAY: a102>a103>a104>a101




FIG.38




FIG.39




FIG.40




FIG.41

